Cube NoC based on Hybrid Topology
نویسندگان
چکیده
In computing field, demand of speed is going beyond the limit, thus to satisfy the high-end needs, multi-core processors are playing its crucial role. As far as multicore is concerned, there are few difficulties to be optimized for the promising future processor infrastructure, SoC(System on chip) based processor is being replaced with NoC(Network on Chip). NoC is expected to overcome the limitation of SoC, with respect to scalability and communication overhead. They also offer high throughput and load distribution in the chip. This paper focuses on Cube based Network on Chip architecture modeled by 3D-NoC with hybrid topology and an optimized deterministic routing. NoC offers high bisection bandwidth and supports large number of cores, so layered cores where stacked to build up Cube based model. For Hybrid topology, planar mesh with diagonal links implanted. The major challenges in using cube based NoC are addressed by the basic block of topology, router design, route handling, deadlock avoidance and thermal issues. This model helps in obtaining a reliable short path between the processing elements over high flit traffic across router, failure of router and on thermal considerations.
منابع مشابه
Cost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملPerformance Implications of NoCs on 3D-Stacked Memories: Insights from the Hybrid Memory Cube
Memories that exploit three-dimensional (3D)stacking technology, which integrate memory and logic dies in a single stack, are becoming popular. These memories, such as Hybrid Memory Cube (HMC), utilize a network-on-chip (NoC) design for connecting their internal structural organizations. This novel usage of NoC, in addition to aiding processing-inmemory capabilities, enables numerous benefits s...
متن کاملAn Efficient Low Power Star Topology based NOC Router Architecture Design
Network-on-Chip (NoC) architectures represent a promising design paradigm to cope with increasing communication requirements in digital systems. Network-on-chip (NoC) has emerged as a vital factor that determines the performance and power consumption of many core systems. VLSI technology is to modify NOC internal router arrangements, shortest path allocation process and neighbor router estimati...
متن کاملDesign of a novel congestion-aware communication mechanism for wireless NoC architecture in multicore systems
Hybrid Wireless Network-on-Chip (WNoC) architecture is emerged as a scalable communication structure to mitigate the deficits of traditional NOC architecture for the future Multi-core systems. The hybrid WNoC architecture provides energy efficient, high data rate and flexible communications for NoC architectures. In these architectures, each wireless router is shared by a set of processing core...
متن کاملPerformance and Cost Metrics Analysis of a 3D NoC Topology using Network Calculus
The packet switching based Network-on-Chip (NoC) is an obvious interconnect design alternative to the shared bus, crossbar or ring based on-chip communication architecture used in System-on-Chips (SoCs). The advent of the three dimensional NoC (3D NoC) architecture attracts added interest as it offers improved performance and shorter global interconnect. In the 3D NoC architecture, topology pla...
متن کامل